Difference between revisions of "RTL m68k"
Jump to navigation
Jump to search
(usage) |
(context; Open Cores) |
||
| Line 1: | Line 1: | ||
| − | Haveing the cpu in vhdl/verilog would allow to eliminate the need for a special board. And being able to use plain developer boards from Xilinx or other manufactors. | + | Is there a "soft core" m68k for [[FPGA]]s? |
| + | |||
| + | Haveing the cpu in vhdl/verilog would allow to eliminate the need for a special [[Minimig]] board. And being able to use plain developer boards from Xilinx or other manufactors. | ||
| + | |||
| + | ''Have you seen the [http://www.opencores.org/forums.cgi/cores/2000/03/00281 discussion at Open Cores]?'' | ||
| + | |||
| + | ---- | ||
| + | |||
| + | [[Minimig Improvements]] | ||
Revision as of 20:58, 28 July 2007
Is there a "soft core" m68k for FPGAs?
Haveing the cpu in vhdl/verilog would allow to eliminate the need for a special Minimig board. And being able to use plain developer boards from Xilinx or other manufactors.
Have you seen the discussion at Open Cores?
