Difference between revisions of "Minimig Improvements"

From OpenCircuits
Jump to navigation Jump to search
(restruct + comments)
(corrections)
Line 11: Line 11:
 
| [[Minimig Ethernet|Ethernet]] || ? || Rid of the need for flashmemories? & Network boot.
 
| [[Minimig Ethernet|Ethernet]] || ? || Rid of the need for flashmemories? & Network boot.
 
|-
 
|-
| [[Minimig SDram|Use SDram]] || Y || Memory hungry software becomes possible. And developer board have dram builtin.
+
| [[Minimig SDram|Use DRAM]] || Y || Memory hungry software becomes possible. And developer board have dram builtin.
 
|-
 
|-
 
| [[Minimig Shared RS232|Shared MCU/FPGA RS232]] || Y || One less jumper..
 
| [[Minimig Shared RS232|Shared MCU/FPGA RS232]] || Y || One less jumper..
Line 33: Line 33:
 
| [[Minimig HDL devices|HDL devices]] || N || Devices in HDL languages - needs no hardware
 
| [[Minimig HDL devices|HDL devices]] || N || Devices in HDL languages - needs no hardware
 
|-
 
|-
| [[Minimig Floppy|Create a real floppy controller]] || N || Make disc images for Minimig (see [[Amiga floppy project]])
+
| [[Minimig Floppy|Real floppy controller]] || N || Make disc images for Minimig (see [[Amiga floppy project]])
 
|-
 
|-
 
| [[Minimig Other simulations|Simulate Atari ST, Mac-68k etc..]] || N ||  
 
| [[Minimig Other simulations|Simulate Atari ST, Mac-68k etc..]] || N ||  
 
|-
 
|-
| [[Minimig RTC|Realtime clock]] || N || Get correct dates on your disc files
+
| [[Minimig RTC|Realtime clock]] || N || Correct timestamp on disc files
 
|-
 
|-
| [[Minimig Parallel port|Parallel port]] || N || Play multiplayer, Printer, Parnet etc..
+
| [[Minimig Parallel port|Parallel port]] || N || Multiplayer, Printer, ParNet etc..
 
|-
 
|-
 
| [[Minimig USB|USB]] || N ||  
 
| [[Minimig USB|USB]] || N ||  
 
|-
 
|-
| [[Minimig Faster CPU|Faster CPU]] || N || mc68020 -> can run [[NetBSD]]
+
| [[Minimig Faster CPU|Faster CPU]] || N || mc68020+ makes it possible to run [[NetBSD]] (unix)
 
|-
 
|-
| [[RTL m68k|CPU in verilog/vhdl]] || N || Makes running Minimig on a stock FPGA developer board possible
+
| [[RTL m68k|CPU in verilog/vhdl]] || N || Makes Minimig on a stock FPGA developer board possible
 
|-
 
|-
| [http://en.wikipedia.org/wiki/Fpga#Modern_developments Wikipedia:FPGA] || N || FPGAs with CPU onchip
+
| [http://en.wikipedia.org/wiki/Fpga#Modern_developments Wikipedia: FPGA+CPU] || N || FPGAs with CPU onchip
 
|-
 
|-
| [[Minimig 68K CPU BERR* Support]] || Y || For 68K BERR* Vector when non-existant memory accessed
+
| [[Minimig 68K CPU BERR* Support|/BERR Support]] || Y || For 68K /BERR Vector when non-existant memory accessed
 
|}
 
|}
  
 
Resources:
 
Resources:
 
:* [http://opencores.org/ Opencores.org - Free HDL devices]
 
:* [http://opencores.org/ Opencores.org - Free HDL devices]

Revision as of 16:32, 29 August 2007

Some ideas for Minimig improvements:

Project name Basic Comment
Minimig Selftest Y
Graphics N More games possible to run
Harddisc Y Larger software installations possible.
Ethernet ? Rid of the need for flashmemories? & Network boot.
Use DRAM Y Memory hungry software becomes possible. And developer board have dram builtin.
Shared MCU/FPGA RS232 Y One less jumper..
NTSC Y NTSC monitors can be used.
S-Video Resistor D/A issues etc.. Y
Breakout pinheaders Y More installation flexibility
MCU user I/O Y Wire the unused MCU (pic18xxxx)
ports to a user I/O pin header
Kickstart replacement N Rid of Amiga Inc dependency.
Discimage support .ADF .DMS .FDI .ADZ N ADF is not sufficient for some copyprotected discs
Expansion via Zorro ISA PCI PCI-Express N Make use of old hardware
Upgrade the FPGA Y More logic & I/O pins
HDL devices N Devices in HDL languages - needs no hardware
Real floppy controller N Make disc images for Minimig (see Amiga floppy project)
Simulate Atari ST, Mac-68k etc.. N
Realtime clock N Correct timestamp on disc files
Parallel port N Multiplayer, Printer, ParNet etc..
USB N
Faster CPU N mc68020+ makes it possible to run NetBSD (unix)
CPU in verilog/vhdl N Makes Minimig on a stock FPGA developer board possible
Wikipedia: FPGA+CPU N FPGAs with CPU onchip
/BERR Support Y For 68K /BERR Vector when non-existant memory accessed

Resources: