Editing Minimig FPGA

Jump to navigation Jump to search

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

Latest revision Your text
Line 33: Line 33:
 
<br>
 
<br>
 
The slow IOs from Paula and the 8520s can be moved to the CPLD.<br>
 
The slow IOs from Paula and the 8520s can be moved to the CPLD.<br>
On a real ECS/OCS Amiga, IOs from the 8520s are updated at 700 kHz, IOs from Paula/Denise are updated at 3.5 MHz.<br>
+
On a real ECS/OCS Amiga, IOs from the 8520s are updated at 700 KHz, IOs from Paula/Denise are updated at 3.5 MHz.<br>
 
On a real AGA Amiga, the 8520s are slightly faster : the IOs are updated at 1.4 MHz.<br>
 
On a real AGA Amiga, the 8520s are slightly faster : the IOs are updated at 1.4 MHz.<br>
 
If we run a high speed bus at 28 MHz between the FPGA and the CPLD, each wire can "transport" 8 IOs from paula or 20 IOs from a 8520.<br>
 
If we run a high speed bus at 28 MHz between the FPGA and the CPLD, each wire can "transport" 8 IOs from paula or 20 IOs from a 8520.<br>

Please note that all contributions to OpenCircuits may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see OpenCircuits:Copyrights for details). Do not submit copyrighted work without permission!

Cancel Editing help (opens in new window)