Editing Minimig FPGA
Jump to navigation
Jump to search
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
− | + | http://www.amiga.org/modules/newbb/viewtopic.php?topic_id=39358&forum=8&viewmode=flat&order=ASC&start=140<br> | |
+ | mongo:<br> | ||
Switching from the Spartan 3 XC3S400 to a Spartan 3E XC3S500E would give you about 17 extra I/O pins while still keeping the 208 pin package. It would also give you a good bit of space for bug fixes and/or future enhancements. The current Minimig design uses up about 82% of the XC3S400, but only 65% of an XC3S500E.<br> | Switching from the Spartan 3 XC3S400 to a Spartan 3E XC3S500E would give you about 17 extra I/O pins while still keeping the 208 pin package. It would also give you a good bit of space for bug fixes and/or future enhancements. The current Minimig design uses up about 82% of the XC3S400, but only 65% of an XC3S500E.<br> | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
+ | Digikey sells them ;)<br> | ||
FrenchShark:<br> | FrenchShark:<br> | ||
Use as a south bridge, a CPLD like:<br> | Use as a south bridge, a CPLD like:<br> | ||
{| class="wikitable" | {| class="wikitable" | ||
− | ! Brand!! Chip!! Macrocells!! IOs!! Price!! | + | ! Brand!! Chip!! Macrocells!! IOs!! Price!! Linux support |
|- | |- | ||
| Altera|| MAX 3000 EPM3128ATC100-10|| 128 || 80 || $8.60||No | | Altera|| MAX 3000 EPM3128ATC100-10|| 128 || 80 || $8.60||No | ||
Line 29: | Line 14: | ||
|} | |} | ||
− | freqmax: I think that considering Linux support + lower price + consistency with the main fpga. I think that the Xilinx option is better choice. | + | freqmax: I think that considering Linux support + lower price + consistency with the main fpga. I think that the Xilinx option is better choice. |
freqmax: Another consideration is that using an fpga instead of an cpld is that options for larger bus expansions like Zorro bus, Harddisc via ATA etc.. becomes viable. Due capability for faster fpga-fpga communications and more I/Os.<br> | freqmax: Another consideration is that using an fpga instead of an cpld is that options for larger bus expansions like Zorro bus, Harddisc via ATA etc.. becomes viable. Due capability for faster fpga-fpga communications and more I/Os.<br> | ||
+ | <br> | ||
<br> | <br> | ||
The slow IOs from Paula and the 8520s can be moved to the CPLD.<br> | The slow IOs from Paula and the 8520s can be moved to the CPLD.<br> | ||
− | On a real ECS/OCS Amiga, IOs from the 8520s are updated at 700 | + | On a real ECS/OCS Amiga, IOs from the 8520s are updated at 700 KHz, IOs from Paula/Denise are updated at 3.5 MHz.<br> |
On a real AGA Amiga, the 8520s are slightly faster : the IOs are updated at 1.4 MHz.<br> | On a real AGA Amiga, the 8520s are slightly faster : the IOs are updated at 1.4 MHz.<br> | ||
If we run a high speed bus at 28 MHz between the FPGA and the CPLD, each wire can "transport" 8 IOs from paula or 20 IOs from a 8520.<br> | If we run a high speed bus at 28 MHz between the FPGA and the CPLD, each wire can "transport" 8 IOs from paula or 20 IOs from a 8520.<br> | ||
Line 40: | Line 26: | ||
There is an application note from Altera describing how to use a MAX as an IO expander :<br> | There is an application note from Altera describing how to use a MAX as an IO expander :<br> | ||
[http://www.altera.com/literature/an/an265.pdf AN 265: Using MAX II & MAX 3000A Devices as a Microcontroller I/O Expander] | [http://www.altera.com/literature/an/an265.pdf AN 265: Using MAX II & MAX 3000A Devices as a Microcontroller I/O Expander] | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− |