Editing Minimig
Jump to navigation
Jump to search
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
Latest revision | Your text | ||
Line 35: | Line 35: | ||
* [[Xilinx#Spartan series|Xilinx Spartan-3]] 400k gate (XC3S400-4PQ208C) FPGA using 60% capacity. | * [[Xilinx#Spartan series|Xilinx Spartan-3]] 400k gate (XC3S400-4PQ208C) FPGA using 60% capacity. | ||
− | * [[Freescale Semiconductor|Freescale]] MC68SEC000 (MC68SEC000FU20; MC68SEC000AA20 proposed as replacement part by Freescale), 3,3[[Volt|V]], running programable at 7.09379 and 14.18758 [[Hertz|MHz]]. (However there's no 'E' clock, MOVE sr,<EA> is privileged and there is no real replacement instruction. This does not seem to affect any programs as of yet however.) | + | * [[Freescale Semiconductor|Freescale]] MC68SEC000 (MC68SEC000FU20; MC68SEC000AA20 proposed as replacement part by Freescale), 3,3[[Volt|V]], running programable at 7.09379 and 14.18758 MHz [[Hertz|MHz]]. (However there's no 'E' clock, MOVE sr,<EA> is privileged and there is no real replacement instruction. This does not seem to affect any programs as of yet however.) |
* Amiga ChipRAM bus and FastRAM merged into a single synchronous bus running at 7.09379 MHz. | * Amiga ChipRAM bus and FastRAM merged into a single synchronous bus running at 7.09379 MHz. | ||
* 2 [[Mebibyte|MB]] 70 [[1 E-9 s|ns]] [[Static random access memory|SRAM]] organised as 2 524288*16 banks. | * 2 [[Mebibyte|MB]] 70 [[1 E-9 s|ns]] [[Static random access memory|SRAM]] organised as 2 524288*16 banks. |