Ethernet PHY STE100P

From OpenCircuits
Revision as of 18:33, 24 August 2007 by 81.227.99.94 (talk) (pin assignments + datasheet)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search
Pin Name Direction Comment
52 TXD4 I
58 TXD3 I
57 TXD2 I
56 TXD1 I
55 TXD0 I
54 TX_EN I
53 TX_CLK I/O
52 TX_ER I
51 RXD4 O
43 RXD3 O
44 RXD2 O
46 RXD1 O
47 RXD0 O
48 RX_DV O
51 RX_ER O
49 RX_CLK O
59 COL O
60 CRS O
42 MDC I
41 MDIO I/O
61 MDINT OD
12 X1 I
11 X2 O
21 TXP O
23 TXN O
19 RXP I
18 RXN I
15 IREF O
38 LEDR10 I/O
37 LEDTR
36 LEDL I/O
35 LEDC I/O
34 LEDS I/O
64 CFG0 I
63 CFG1 I
28 RESET I
29 RIP O
08 NC
30 NC
31 NC
32 NC
26 TEST
33 TEST_SE
27 PWRDWN I
05 MF0 I
04 MF1 I
03 MF2 I
02 MF3 I
01 MF4 I
06 FDE I
39 VCCE/I
45 VCCE/I
62 VCCE/I
25 GNDE
40 GNDE/I
50 GNDE/I
09 VCCA
13 VCCA
16 VCCA
17 VCCA
22 VCCA
07 GNDA
10 GNDA
14 GNDA
20 GNDA
24 GNDA
Direction Description
I External -> PHY
O PHY -> External
I/O Bidirectional
OD PHY -> External

STE100P - Single port fast ethernet phy / transceiver datasheet 070825 st.com