Verilog

From OpenCircuits
Revision as of 04:13, 7 June 2008 by DavidCary (talk | contribs) (suggest merge)
Jump to navigation Jump to search

It has been suggested that this page or section be merged into [[::FPGA|FPGA]]. (Discuss)


Verilog is a hardware description language (HDL) used to model electronic systems. The language (sometimes called Verilog HDL) supports the design, verification, and implementation of analog, digital, and mixed-signal circuits at various levels of abstraction.