JTAG

From OpenCircuits
Revision as of 00:47, 26 May 2007 by DavidCary (talk | contribs) (yet another JTAG adapter)
Jump to navigation Jump to search

The Joint Test Action Group (JTAG) standardized a 5 pin boundary-scan test port as IEEE Std. 1149.1, "Standard Test Access Port and Boundary-Scan Architecture".

While originally intended for boundary-scan testing of PCB assemblies, to replace bed-of-nails testing, the JTAG port included in many popular microprocessors is also often used for programming and debugging.

"If you have information on how to connect a JTAG probe to a Nokia phone, please let me know."

There are five pins:

  • TCK/clock
  • TMS/mode select
  • TDI/data in
  • TDO/data out
  • TRST/reset (optional), when driven low, resets the internal state machine.

Except for TCK, all other JTAG lines should be pulled high via a resistor.


WARNING: unconfirmed pinout. Please add links to pinout standard.

20 Pin JTAG PinOut

   Pin Function Pin Function
   1   TRST     2   GND
   3   TDO      4   GND
   5   TDI      6   GND
   7   TMS      8   GND
   9   TCK     10   GND
   11  VPP_E   12   GND
   13  A/W     14   GND
   15  User 0  16   GND
   17  Rdy/Bsy 18   GND
   19  User 1  20   Vcc

external links