Difference between revisions of "Verilog"
Jump to navigation
Jump to search
(brief info) |
(suggest merge) |
||
| Line 1: | Line 1: | ||
| + | {{mergeto|FPGA}} | ||
| + | |||
Verilog is a hardware description language (HDL) used to model electronic systems. The language (sometimes called Verilog HDL) supports the design, verification, and implementation of analog, digital, and mixed-signal circuits at various levels of abstraction. | Verilog is a hardware description language (HDL) used to model electronic systems. The language (sometimes called Verilog HDL) supports the design, verification, and implementation of analog, digital, and mixed-signal circuits at various levels of abstraction. | ||
Revision as of 04:13, 7 June 2008
It has been suggested that this page or section be merged into [[::FPGA|FPGA]]. (Discuss)
Verilog is a hardware description language (HDL) used to model electronic systems. The language (sometimes called Verilog HDL) supports the design, verification, and implementation of analog, digital, and mixed-signal circuits at various levels of abstraction.
