Difference between revisions of "Minimig Board v1.0 verilog sources"
Jump to navigation
Jump to search
(reorder and fixup) |
(bold main chips + cia link) |
||
(One intermediate revision by the same user not shown) | |||
Line 3: | Line 3: | ||
! Filename !! Description | ! Filename !! Description | ||
|- | |- | ||
− | | Agnus.v || Agnus: Bus control (RAM, CPU, DMA), Blitter, Copper. | + | | Agnus.v || '''Agnus''': Bus control (RAM, CPU, DMA), Blitter, Copper. |
|- | |- | ||
| Blitter.v || Blitter part of Agnus. | | Blitter.v || Blitter part of Agnus. | ||
Line 9: | Line 9: | ||
| Copper.v || Copper part of Agnus. | | Copper.v || Copper part of Agnus. | ||
|- | |- | ||
− | | Gary.v || Address decoding, cpu/chip multiplex, kickstart and bootrom overlay, CIA E clock synchronization. | + | | Gary.v || Glue logic. Address decoding, cpu/chip multiplex, kickstart and bootrom overlay, CIA E clock synchronization. |
|- | |- | ||
− | | Amber.v || Scandoubler to allow connection to a VGA monitor. Overlay OSD. | + | | Amber.v || Flicker fixer. Scandoubler to allow connection to a VGA monitor. Overlay OSD. |
|- | |- | ||
− | | Paula.v || Paula: Discdrive, serial RS232, audio | + | | Paula.v || '''Paula''': Discdrive, serial RS232, audio |
|- | |- | ||
| Floppy.v || Floppy disc controller part of Paula. | | Floppy.v || Floppy disc controller part of Paula. | ||
Line 21: | Line 21: | ||
|- | |- | ||
− | | Denise.v || Denise: Video timing, colour lookup, Sprites, Genlocking. | + | | Denise.v || '''Denise''': Video timing, colour lookup, Sprites, Genlocking. |
|- | |- | ||
| Bitplanes.v || Bitplane part of Denise. Converts bus data into 6-bit serial video data. Supports all ocs modes. Handles pf1<->pf2 priorities. | | Bitplanes.v || Bitplane part of Denise. Converts bus data into 6-bit serial video data. Supports all ocs modes. Handles pf1<->pf2 priorities. | ||
Line 28: | Line 28: | ||
|- | |- | ||
− | | CIA8520.v || Simplified implementation of both | + | | CIA8520.v || Simplified implementation of both '''CIA'''s. [[Minimig_Board_v1.0_CIA|[More info]]] |
|- | |- | ||
| PS2Keyboard.v || PS/2 keyboard handler | | PS2Keyboard.v || PS/2 keyboard handler | ||
Line 41: | Line 41: | ||
| clock_dcm.v || Xilinx FPGA Digital Clock Module configuration. | | clock_dcm.v || Xilinx FPGA Digital Clock Module configuration. | ||
|- | |- | ||
− | | Minimig1.ucf || FPGA pin | + | | Minimig1.ucf || FPGA pin assignments |
|} | |} | ||
== External links == | == External links == | ||
* [http://en.wikipedia.org/wiki/Original_Amiga_chipset Wikipedia: OCS description] | * [http://en.wikipedia.org/wiki/Original_Amiga_chipset Wikipedia: OCS description] | ||
+ | * [http://en.wikipedia.org/wiki/Amiga_Enhanced_Chip_Set Wikipedia: ECS description] | ||
+ | * [http://www.cacs.louisiana.edu/~mgr/404/burks/foldoc/31/5.htm Short description of Amiga chips] |
Latest revision as of 08:35, 24 August 2007
Filename | Description |
---|---|
Agnus.v | Agnus: Bus control (RAM, CPU, DMA), Blitter, Copper. |
Blitter.v | Blitter part of Agnus. |
Copper.v | Copper part of Agnus. |
Gary.v | Glue logic. Address decoding, cpu/chip multiplex, kickstart and bootrom overlay, CIA E clock synchronization. |
Amber.v | Flicker fixer. Scandoubler to allow connection to a VGA monitor. Overlay OSD. |
Paula.v | Paula: Discdrive, serial RS232, audio |
Floppy.v | Floppy disc controller part of Paula. |
Audio.v | Audio part of Paula. Delta-Sigma modulator. |
Denise.v | Denise: Video timing, colour lookup, Sprites, Genlocking. |
Bitplanes.v | Bitplane part of Denise. Converts bus data into 6-bit serial video data. Supports all ocs modes. Handles pf1<->pf2 priorities. |
Sprites.v | Sprites part of Denise. Supports all OCS sprite modes. |
CIA8520.v | Simplified implementation of both CIAs. [More info] |
PS2Keyboard.v | PS/2 keyboard handler |
Userio.v | On Screen Display, SPI, Joysticks, PS/2 Mouse. |
BootRom.v | Early startup code of the Minimig. Transfers the kickstart rom image trough the floppy interface to the kickstart ram area. |
Minimig1.v | Top module that binds it all together. |
clock_dcm.v | Xilinx FPGA Digital Clock Module configuration. |
Minimig1.ucf | FPGA pin assignments |