Difference between revisions of "Minimig Board v1.0 schematic"
Jump to navigation
Jump to search
(additional data) |
(additional data) |
||
| Line 1: | Line 1: | ||
Board schematic for Minimig board v1.0 | Board schematic for Minimig board v1.0 | ||
| − | [[Image:Minimig_v10_board_audio.png|thumb|right|250px|Audio output via 3,5mm jack]] | + | [[Image:Minimig_v10_board_audio.png|thumb|right|250px|J1 - Audio output via 3,5mm jack]] |
Voltage level: (3.3V/(560ohm + 560ohm + 32ohm))*32 ohm*1000 = 91,7mV<br> | Voltage level: (3.3V/(560ohm + 560ohm + 32ohm))*32 ohm*1000 = 91,7mV<br> | ||
[[Back EMF]] issues?<br> | [[Back EMF]] issues?<br> | ||
[http://en.wikipedia.org/wiki/Headphone Head phones]<br> | [http://en.wikipedia.org/wiki/Headphone Head phones]<br> | ||
| − | [[Image:Minimig_v10_board_dac.png|thumb|right|250px|4 bit resistor ladder D/A]] | + | [[Image:Minimig_v10_board_dac.png|thumb|right|250px|J4 - 4 bit resistor ladder D/A]] |
Notice the resistor of 560 ohm. May cause inlinear output.<br> | Notice the resistor of 560 ohm. May cause inlinear output.<br> | ||
:in 15kHz mode: | :in 15kHz mode: | ||
| Line 11: | Line 11: | ||
:/HSYNC = composite sync | :/HSYNC = composite sync | ||
| − | [[Image:Minimig_v10_board_fpga.png|thumb|right|250px|IC5 [[FPGA]] Xilinx XC3S400-4PQ208C]] | + | [[Image:Minimig_v10_board_fpga.png|thumb|right|250px|IC5 - [[FPGA]] Xilinx XC3S400-4PQ208C]] |
| − | [[Image:Minimig_v10_board_fpga_core_pwr.png|thumb|right|250px|IC3/IC4 FPGA core power +1,25V +2,5V using [http://www.national.com/pf/LM/LM1117.html LM1117MP-ADJ] ]] | + | [[Image:Minimig_v10_board_fpga_core_pwr.png|thumb|right|250px|IC3/IC4 - FPGA core power +1,25V +2,5V using [http://www.national.com/pf/LM/LM1117.html LM1117MP-ADJ] ]] |
[[Image:Minimig_v10_board_fpga_decoupling.png|thumb|right|250px|FPGA [[decoupling]]]] | [[Image:Minimig_v10_board_fpga_decoupling.png|thumb|right|250px|FPGA [[decoupling]]]] | ||
| − | [[Image:Minimig_v10_board_joy0.png|thumb|right|250px|Joystick 0]] | + | [[Image:Minimig_v10_board_joy0.png|thumb|right|250px|J10 - Joystick 0]] |
| − | [[Image:Minimig_v10_board_joy1.png|thumb|right|250px|Joystick 1]] | + | [[Image:Minimig_v10_board_joy1.png|thumb|right|250px|J6 - Joystick 1]] |
| − | [[Image:Minimig_v10_board_jtag.png|thumb|right|| [[Jtag]] ]] | + | [[Image:Minimig_v10_board_jtag.png|thumb|right||J7 - [[Jtag]] ]] |
[[Image:Minimig_v10_board_jumpers.png|thumb|right|250px|Program & Menu button, 31/15kHz selection, Power & Disc led]] | [[Image:Minimig_v10_board_jumpers.png|thumb|right|250px|Program & Menu button, 31/15kHz selection, Power & Disc led]] | ||
| − | [[Image:Minimig_v10_board_kbd_mouse.png|thumb|right|250px|[[Keyboard]] & [[Mouse]] connections]] | + | [[Image:Minimig_v10_board_kbd_mouse.png|thumb|right|250px|J5/J8 - [[Keyboard]] & [[Mouse]] connections]] |
| − | [[Image:Minimig_v10_board_m68k.png|thumb|right|250px|MC68000]] | + | [[Image:Minimig_v10_board_m68k.png|thumb|right|250px|IC9 - MC68000]] |
[[Image:Minimig_v10_board_m68k_decoupling.png|thumb|right||MC68000 [[Decoupling]] ]] | [[Image:Minimig_v10_board_m68k_decoupling.png|thumb|right||MC68000 [[Decoupling]] ]] | ||
| − | [[Image:Minimig_v10_board_mclk_generator.png|thumb|right|250px|Generation of 4.433619 MHz [[PAL]] video MCLK using [http://www.it.lth.se/datablad/Logik/74HC/74HC4060.pdf 74HC4060] (NTSC=3.579545MHz)]] | + | [[Image:Minimig_v10_board_mclk_generator.png|thumb|right|250px|IC8 - Generation of 4.433619 MHz [[PAL]] video MCLK using [http://www.it.lth.se/datablad/Logik/74HC/74HC4060.pdf 74HC4060] (NTSC=3.579545MHz)]] |
PATCH needed to get rev 1 board working: | PATCH needed to get rev 1 board working: | ||
:Disconnect net SPI_DOUT from pin 81 of FPGA. | :Disconnect net SPI_DOUT from pin 81 of FPGA. | ||
| Line 31: | Line 31: | ||
:Pin 81 is an output during FPGA config that blocks SPI to MMC during startup. | :Pin 81 is an output during FPGA config that blocks SPI to MMC during startup. | ||
| − | [[Image:Minimig_v10_board_pic18.png|thumb|right|250px|[[MCU]] [http://ww1.microchip.com/downloads/en/devicedoc/39564b.pdf PIC18LF252I/SP] ]] | + | [[Image:Minimig_v10_board_pic18.png|thumb|right|250px|IC10 - [[MCU]] [http://ww1.microchip.com/downloads/en/devicedoc/39564b.pdf PIC18LF252I/SP] (DIP28)]] |
| − | [[Image:Minimig_v10_board_ram512x16.png|thumb|right|250px|[[Asynchronous static ram]] 512 x 16 bit (2 chips)]] | + | [[Image:Minimig_v10_board_ram512x16.png|thumb|right|250px|IC6/IC7 - [[Asynchronous static ram]] 512 x 16 bit (2 chips)]] |
| − | [[Image:Minimig_v10_board_rs232.png|thumb|right|250px|Serial [[RS232]] using [http://datasheets.maxim-ic.com/en/ds/MAX220-MAX249.pdf | + | [[Image:Minimig_v10_board_rs232.png|thumb|right|250px|IC2 - Serial [[RS232]] using [http://datasheets.maxim-ic.com/en/ds/MAX220-MAX249.pdf MAX232A] (SO16), output J3]] |
| − | [[Image:Minimig_v10_board_main_pwr.png|thumb|right|250px|Main power supply]] | + | [[Image:Minimig_v10_board_main_pwr.png|thumb|right|250px|IC1 - Main power supply]] |
| − | [[Image:Minimig_v10_board_sd_card.png|thumb|right|250px|[[SD Card]] slot]] | + | [[Image:Minimig_v10_board_sd_card.png|thumb|right|250px|J11 - [[SD Card]] slot]] |
| − | [[Image:Minimig_v10_board_spare_io.png|thumb|right||Spare I/O directly connected to FPGA]]<br> | + | [[Image:Minimig_v10_board_spare_io.png|thumb|right||J9 - Spare I/O directly connected to FPGA]]<br> |
<br> | <br> | ||
[http://www.xilinx.com/ise/products/webpack_config.htm Xilinx ISE Webpack device support]<br> | [http://www.xilinx.com/ise/products/webpack_config.htm Xilinx ISE Webpack device support]<br> | ||
Revision as of 18:20, 5 August 2007
Board schematic for Minimig board v1.0
Voltage level: (3.3V/(560ohm + 560ohm + 32ohm))*32 ohm*1000 = 91,7mV
Back EMF issues?
Head phones
Notice the resistor of 560 ohm. May cause inlinear output.
- in 15kHz mode:
- /VSYNC = high (scart RGB enable)
- /HSYNC = composite sync
IC5 - FPGA Xilinx XC3S400-4PQ208C
IC3/IC4 - FPGA core power +1,25V +2,5V using LM1117MP-ADJ
FPGA decoupling
J7 - Jtag
MC68000 Decoupling
PATCH needed to get rev 1 board working:
- Disconnect net SPI_DOUT from pin 81 of FPGA.
- Connect net SPI_DOUT to pin 19 of FPGA (net USER3).
- REASON:
- Pin 81 is an output during FPGA config that blocks SPI to MMC during startup.
IC6/IC7 - Asynchronous static ram 512 x 16 bit (2 chips)
J11 - SD Card slot
