Difference between revisions of "Verilog"
Jump to navigation
Jump to search
(brief info) |
(No difference)
|
Revision as of 11:34, 27 July 2007
Verilog is a hardware description language (HDL) used to model electronic systems. The language (sometimes called Verilog HDL) supports the design, verification, and implementation of analog, digital, and mixed-signal circuits at various levels of abstraction.