Editing Minimig Board v1.0 issues
Jump to navigation
Jump to search
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
Latest revision | Your text | ||
Line 151: | Line 151: | ||
== FYI: Seems nFPGA_SEL2 is unused == | == FYI: Seems nFPGA_SEL2 is unused == | ||
Neither MCU or FPGA firmware sources reference this line in any active way. This could free one I/O.<!-- Confirm with Dennis --> | Neither MCU or FPGA firmware sources reference this line in any active way. This could free one I/O.<!-- Confirm with Dennis --> | ||
− | |||
− | |||
− | |||
== FYI: Xilinx Place & Route limitation == | == FYI: Xilinx Place & Route limitation == | ||
[http://www.xilinx.com/ise/products/webpack_config.htm Xilinx ISE Webpack device support]<br> | [http://www.xilinx.com/ise/products/webpack_config.htm Xilinx ISE Webpack device support]<br> | ||
:Free version supports Spartan3 XC3S50 - XC3S1500 <!-- Has implication for m68k in hdl or expansions --> | :Free version supports Spartan3 XC3S50 - XC3S1500 <!-- Has implication for m68k in hdl or expansions --> |