Editing Minimig Board v1.0 documentation
Jump to navigation
Jump to search
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
| Latest revision | Your text | ||
| Line 1: | Line 1: | ||
* [[Minimig Board v1.0 schematic|Schematic]] | * [[Minimig Board v1.0 schematic|Schematic]] | ||
| − | + | :[[Minimig Board v1.0 MCU connections|MCU pin assignments]] | |
| − | + | :[[Minimig Board v1.0 FPGA connections|FPGA pin assignments]] | |
| − | + | :[[Minimig Board v1.0 SD-MMC connections|SD/MMC pin assignments]] | |
| − | + | :[[Minimig Board v1.0 MC68000 CPU connections|CPU pin assignments]] | |
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
* [[Minimig Board v1.0 issues|Compiled list of hardware issues]] | * [[Minimig Board v1.0 issues|Compiled list of hardware issues]] | ||
| − | |||
* [[Minimig Board v1.0 mcu firmware|MCU Firmware]] | * [[Minimig Board v1.0 mcu firmware|MCU Firmware]] | ||
* [[Minimig Board v1.0 bootrom|BootROM]] | * [[Minimig Board v1.0 bootrom|BootROM]] | ||
* [[Minimig Board v1.0 verilog sources|Verilog sourcefile descriptions]] | * [[Minimig Board v1.0 verilog sources|Verilog sourcefile descriptions]] | ||
* [[Minimig Board v1.0 download directory|Download file descriptions]] | * [[Minimig Board v1.0 download directory|Download file descriptions]] | ||
| − | |||
* [[Minimig Board v1.0 signaling|Signaling scheme]] | * [[Minimig Board v1.0 signaling|Signaling scheme]] | ||
