View source for Xilinx XC3S500E

← Xilinx XC3S500E

Jump to navigation Jump to search

You do not have permission to edit this page, for the following reason:

The action you have requested is limited to users in the group: Users.

You can view and copy the source of this page.

Xilinx XC3S500E is logic optimized [[Field-programmable gate array|FPGA]].<br>
[[Xilinx XC3S500E pins]]<br>
[[Xilinx XC3S500E pin description]]<br>
[http://direct.xilinx.com/bvdocs/publications/ds312.pdf Xilinx Spartan-3E Datasheet]<br>

Return to Xilinx XC3S500E.

Retrieved from "http://www.opencircuits.com/index.php?title=Xilinx_XC3S500E"